

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSENDER FOR PATENTS PO Box 1430 Alexandria, Virginia 22313-1450 www.upote.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/812,282	03/30/2004	Yasutaka Nakashiba	8008-1052	2273
466 YOUNG & THOMPSON 209 Madison Street			EXAMINER	
			JACKSON JR, JEROME	
Suite 500 ALEXANDRI	A. VA 22314		ART UNIT	PAPER NUMBER
	.,		2815	
			MAIL DATE	DELIVERY MODE
			08/13/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Application No. Applicant(s) 10/812.282 NAKASHIBA, YASUTAKA Office Action Summary

Office Action Summary	Examiner	Art Unit					
	Jerome Jackson Jr.	2815					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address							
Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D. - Estimations of time may be available under the provisions of 37 CFR 1.15 - If NO period for reply is a specified above, the maximum statutory period to reply with the set or extended period for reply with 19 Leuke. Any reply received by the Office later than three months after the mailing agence platent term disjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be tin till apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this o D (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 04 M	av 2009.						
	action is non-final.						
3) Since this application is in condition for allowar	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.					
Disposition of Claims							
· _							
4) Claim(s) 23-48 is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>23-48</u> is/are rejected.							
7) Claim(s) is/are rejected.							
8) Claim(s) are subject to restriction and/or	election requirement						
are subject to restriction and/or	election requirement.						
Application Papers							
9)☐ The specification is objected to by the Examine	r.						
10) The drawing(s) filed on is/are: a) acce	epted or b) objected to by the I	Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correct	on is required if the drawing(s) is obj	ected to. See 37 C	FR 1.121(d).				
11) The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form P	ГО-152.				
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:	priority under 35 U.S.C. § 119(a)	+(d) or (f).					
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No.							
Copies of the certified copies of the prior	ity documents have been receive	ed in this National	Stage				
application from the International Bureau	(PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list	of the certified copies not receive	d.					
Attachment(s)	n□	(DTG 440)					
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Interview Summary Paper No(s)/Mail Da	(P10-413) ate					
3) Information Disclosure Statement(s) (PTO/SE/08)	5) Notice of Informal P	atent Application					

Attachment(s)		
Notice of References Cited (PTO-892)	4) Interview Summary (PTO-413)	
Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date	
3) Information Disclosure Statement(s) (PTO/SE/08)	5) Notice of Informal Patent Application	
Paper No(s)/Mail Date	6) Other:	

Application/Control Number: 10/812,282

Art Unit: 2815

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claims 23-48 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kudo in view of O and further in view of APA, of record.

The previous rejection still applies. The new claims are not patentable because the prior art has recognized:

- Varactors are made from CMOS structures and use the smallest gate oxide thickness
 (O);
- Integrated circuitry with low power and high power MOSFETs are designed with gate oxides of different thicknesses (Kudo and O);
- 3. Wiring NMOS transistors for varactor operation is well known (O and APA);
- 4. Applicant's claimed structure would not distinguish over the obvious structure suggested by the applied art where varactors are integrated with MOSFETs, and where the varactor oxide thickness is thinner than I/O MOSFET oxide thickness. See column 10 of O below:

Application/Control Number: 10/812,282 Art Unit: 2815

Vanctors are used for maing filters and implementing low plane arises voltage controlled collisters (VCO). A version is a semiconductor device (often a FET) in which the transpartners is semiconductor device (often a FET) in which the transpartners is restrict to the application size. A semiconductor can be formed by positioning an NMOS translator in all no annual [I.C.M. Hang, I.C.W. Hy, Y.C. Ho, and K. K. O., Ho, and K. O., Process in the process are devices applications; TEED Transaction on MTI, vol. 46, no. 5, pp. 505–511, May, 1998). This arrangement creates a short between the course, well and draw for the most careful control with the process of the process of the process of the process of the process and the process of the

At 24 GHz, the variator Q is expected to be about 39, which will limit the performance of filters and the VCO. When the frequency is increased beyond 24 GHz, the situation will become worse.

CMOS versettes are generally formed using design rules applicable for logic devices, as opposed to design rules applicable for logic devices, as opposed to design rules for imputement (I/O) devices. Logic devices are generally significantly smaller than I/O devices, and use a thinner gate oxivite.

To improve the Q of varactors, the invanion provides several design approaches including patterning high voltage transistor structures with a lower organizace/area using the finer line patterning available for low voltage (e.g. 100 nm) gate length transistors typically used for logic devices.

The G of a varance is proportional to LCAs, where o is the angular frequency, is a convertional CMOS proceeds the angular frequency, is a convertional CMOS proceed to gate oxide is relatively thick for I/O devices and thin for logic devices. The measurem Q of the varance frommed from an NMOS device in an N-well is limited by n-well resistance and capacitance of the smallest varance tracts are described in a given process technology. This is limited by the minum dimensions allowed in a given technology. Liesgue varances can be constructed by printing this smallest varance to the constructed by printing this smallest varance in partial will be maintained, in emanaged the maximum Q. Thus, the invention uses the ribide provide or distantly used for I/O devices, with a short classification significant control of the control of the provided or continuity used for I/O devices, with a short classification significant control of the cont

Above, O discloses varactors are formed from logic NMOS structures and are smaller than I/O MOSFETs, and particularly use smaller gate oxide thicknesses.

Accordingly, there is nothing novel having varactors with the smallest oxide thickness integrated with other integrated MOS transistors (I/O) having thicker oxide. Claim 36 is obvious structure.

Applicant's arguments filed 5/4/09 have been fully considered but they are not persuasive. Applicant's first argument is the art as a whole does not teach, suggest nor disclose a varactor oxide thinner than MOSFET oxide devices integrated with it.

Application/Control Number: 10/812,282

Art Unit: 2815

In rebuttal, as stated above, varactors typically have the thinnest oxide and are designed from the thinnest MOSFET structures. Therefore the varactors have thinner oxides than thicker oxide I/O MOSFETs integrated with the varactors. Kudo also discloses I/O (higher threshold) transistors comprising a second and third gate oxide both with thicker oxides than the thinnest logic (lower threshold) FETs. Accordingly, the prior art teaches or suggests a prima facie obvious structure wherein varactor oxide thickness is thinner than at least I/O (higher threshold) transistors comprising at least two additional type MOSFET transistors both with thicker oxides than the varactor device. This structure alone makes claims 23 and 36 prima facie obvious structures. Notwithstanding there may be additional "logic" transistors on the integrated chip with oxides as thin as the varactors, the fact there are additional transistors with thicker oxides than the varactor device, the claims are not patentable.

Applicant's stumbling block appears to be the definition of "MOS transistors" in the claims relative to "MOS type varactor element". Applicant argues "all of the MOS transistors" must be greater than the varactor element. First, "all" is relative here and it is not in the claims. Secondly, "all" could be defined as all of the I/O (higher threshold) transistors of the prior art. The claims do not distinguish over the applied art.

Applicant argues the "MOS transistor" does not have the varactor structure. This argument is unconvincing as the prior art well recognizes varactors are formed from MOS transistor structures. See O and APA. Applicant was not the first to form a varactor from a MOSFET or wire a MOSFET to function as a varactor.

Application/Control Number: 10/812,282

Art Unit: 2815

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jerome Jackson Jr. whose telephone number is 571-272-1730. The examiner can normally be reached on M-Th.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Parker can be reached on 571-272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/812,282 Page 6

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Jerome Jackson Jr./ Primary Examiner, Art Unit 2815